

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Title: CLx Support of TBT3 Cable**  
**Applied to: USB4 Specification Version 1.0**

<b>Brief description of the functional changes:</b>
---

When Link is TBT3, during Phase 1 of the Lane Initialization, the Router should get information about the Cable connected to determines whether or not the Cable supports CLx protocol. This comes to notify the CM about Optical Limit cable.
--

<b>Benefits as a result of the changes:</b>
---

CLx should not be enabled when using a TBT3 Cable that doesn't support the CLx Protocol.
--

<b>An assessment of the impact to the existing revision and systems that currently conform to the USB specification:</b>
--

TBT3 Compatible Routers shall get information from the PD to determine if the connected Cable supports CLx.
---

<b>An analysis of the hardware implications:</b>
--

None
------

<b>An analysis of the software implications:</b>
--

None
------

<b>An analysis of the compliance testing implications:</b>
--

Need to verify that when connected with an Optical Limit cable the Router doesn't set the CPS bits.
---

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## Actual Change

### (a). Section 13.2.1.4.1 Phase 1 – Determination of Initial Conditions

#### From Text:

During phase 1, Router A determines whether or not TBT3 Mode is established on the Link. See the USB PD Specification and the USB Type-C Specification for how to determine if TBT3 Mode is established.

A Router shall not continue on to Phase 2 until it has obtained the connection information described in this section and in Section 4.1.2.1. If TBT3 Mode is established on the Link, a Router shall proceed with Lane Initialization as defined in Section 4.1.2 with the changes defined in this chapter.

#### To Text:

During phase 1, Router A determines whether or not TBT3 Mode is established on the Link and whether or not the Cable connected supports CLx. See the USB PD Specification and the USB Type-C Specification for how to determine if TBT3 Mode is established and Cable support of CLx.

A Router shall not continue on to Phase 2 until it has obtained the connection information described in this section and in Section 4.1.2.1. If TBT3 Mode is established on the Link, a Router shall proceed with Lane Initialization as defined in Section 4.1.2 with the changes defined in this chapter.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (b). Table 13-18 USB4 Port Region Fields, Page 566

### From Text:

DW	Register Name	Bit(s)	Field Name and Description	Type	Default Value
151	LINK_ATTR	18	<b>CLx Protocol Support (CPS)</b> This bit indicates that the Router supports the Low Power protocol. When a Router supports the Low Power protocol, it either accepts or rejects entry to a CLx state as defined in Section 4.2.1.6. A Router shall set this bit to 1b if the Sideband Channel operates as a USB4 Sideband Channel. A Router shall set this bit to 0b if the Sideband Channel operates as a TBT3-Compatible Sideband Channel.	RO	0

### To Text:

DW	Register Name	Bit(s)	Field Name and Description	Type	Default Value
151	LINK_ATTR	18	<b>CLx Protocol Support (CPS)</b> This bit indicates that the Router <del>and the Cable</del> -supports the Low Power protocol. When a Router supports the Low Power protocol, it either accepts or rejects entry to a CLx state as defined in Section 4.2.1.6. A Router shall set this bit to 1b if the Sideband Channel operates as a USB4 Sideband Channel <del>and the Cable</del> <u>supports CLx.</u> <del>Otherwise, A</del> Router shall set this bit to 0b <del>if the Sideband Channel operates as a TBT3-Compatible Sideband Channel.</del>	RO	0