

USB4 1.0 ENGINEERING CHANGE NOTICE FORM

Title: TBT3 CM Buffer Allocation

Applied to: USB4 Specification Version 1.0

Brief description of the functional changes:
Describes the static TBT3 CM Buffer allocation per link and Path.

Benefits as a result of the changes:
The spec is aligned to the current ecosystem.

An assessment of the impact to the existing revision and systems that currently conform to the USB specification:
None

An analysis of the hardware implications:
None

An analysis of the software implications:
None

An analysis of the compliance testing implications:
None

USB4 1.0 ENGINEERING CHANGE NOTICE FORM

Actual Change

(a). Section 13.3

13.3.4 Buffer Allocation

This section only applies to a Device Router that supports TBT3-Compatibility on its UFP.

A TBT3 Connection Manager sets the buffer allocation in a static manner, according to Table 13-11.

Table 13-11. Buffer Allocation by TBT3 Connection Manager

	<u>Dual Lane Link</u>	<u>Single Lane Link</u>
<u>Control</u>	<u>Assumes 2 buffers</u>	
<u>PCIe Path</u>	<u>32 buffers</u>	<u>16 buffers</u>
<u>Host-to-Host Path</u>	<u>14 buffers</u>	<u>6 buffers</u>
<u>DP Aux Path</u>	<u>1 buffer</u>	
<u>DP Main-Link Path</u>	<u>The remaining buffers = Total Buffers – 50¹</u>	<u>The remaining buffers = Total Buffers – 26¹</u>
<u>Note 1: A TBT3 CM assumes two DP Tunnels through a port, therefore it will keep 2 buffers for DP Aux Path.</u>		