

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Title: Support LTTTPR Transparent**  
**Applied to: USB4 Specification Version 1.0**

<b>Brief description of the functional changes:</b>
---

Adds the explicit support for LTTTPR Transparent mode and the transitions in and out of the different modes. Change LTTTPR mode to LTTTPR Non-transparent.
---

<b>Benefits as a result of the changes:</b>
---

Provides a better solution for the current ecosystem which wishes to transition back and forth between the modes.
---

<b>An assessment of the impact to the existing revision and systems that currently conform to the USB specification:</b>
--

None
------

<b>An analysis of the hardware implications:</b>
--

None
------

<b>An analysis of the software implications:</b>
--

None
------

<b>An analysis of the compliance testing implications:</b>
--

None
------

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## Actual Change

### (a). Section 2.2.10.2 Display Tunneling

...

A DP Protocol Adapter can either operate in LTTTPR Non-transparent mode, LTTTPR Transparent mode or Non-LTTTPR mode. In LTTTPR Non-transparent and LTTTPR Transparent modes, the DP OUT Protocol Adapter and DP IN Protocol Adapter behave as a single LTTTPR. In Non-LTTTPR mode, the DP OUT Protocol Adapter and DP IN Protocol Adapter behave such that DPRX appears to be directly attached to DPTX.

Figure 2-20 shows the system in Figure 2-19 from a DisplayPort perspective when the DP IN and DP OUT Protocol Adapters are in LTTTPR Non-transparent and LTTTPR Transparent Modes. Figure 2-21 shows the system in Figure 2-19 from a DisplayPort perspective when the DP IN and DP OUT Protocol Adapters are in Non-LTTTPR Mode.

**Figure 2-20. DP IN and OUT Protocol Adapters in LTTTPR Non-transparent and LTTTPR Transparent Modes**

...

### (b). Section 10.3.1 DisplayPort

#### 10.3.1 DisplayPort

A DP Adapter shall support ~~two-three~~ modes of operation:

- LTTTPR Non-transparent – LT-tunable PHY Repeater – non-Transparent Mode(LTTTPR).
- LTTTPR Transparent – LT-tunable PHY Repeater – Transparent Mode.
- Non-LTTTPR – Non-LT-tunable PHY Repeater-(Non-LTTTPR).

DisplayPort Link Training is executed over the tunnel in one of two ways:

- DPTX Managed, Sequential Link Training – In this mode the DPTX is aware and manage the Link Training of the two DisplayPort Links, #1, the link between DPTX and DP In Adapter and #2, the link between DP Out Adapter and DPRX. The Link Training is done sequentially the upstream link (#1) first and the downstream link (#2) second. This mode is used when operating in LTTTPR Non-transparent mode, see Section 10.4.10.1.
- Autonomous, Concurrent Link Training – In this mode the DPTX does not manage the Link Training between DP Out Adapter and DPRX; rather, it manages only the Link Training to the DP IN Adapter. In parallel to the training between the DPTX and DP In Adapter, DP OUT Adapter manages the link training to DPRX. DP In Adapter indicates the upstream Link Training completion only after it is notified of the downstream Link Training completion by DP Out Adapter, ensuring the end-to-end Link Training completion by the time DPTX exits Link Training sequence. This way of Link Training is used when operating in Non-LTTTPR and LTTTPR Transparent modes, see Section 10.4.10.2.

Aux Transaction handling has two major aspects to attend when executed over the tunnel:

- AUX Transaction initiation operates in two ways:

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- DPTX Only – In this mode only DPTX initiates AUX Transactions. This mode is used when operating in LTTPR Non-transparent mode.
- DPTX and DP OUT Adapter – In this mode both, the DPTX and the DP OUT Adapter, are initiating AUX Transactions. A DP OUT Adapter mainly initiate AUX Transactions as part of the autonomous and concurrent Link Training Process. This mode is used when operating in Non-LTTPR and LTTPR Transparent modes, see Section 10.4.4.2.3 and Section 10.4.4.3.3 respectively.
- Timeout and DEFER usage:
  - Allowed – A DP IN Adapter uses timeout to govern the AUX Link and uses AUX DEFER when timeout expires. This mode is used when operating in Non-LTTPR mode, see Section 10.4.4.2.1.
  - Disallowed – A DP IN Adapter does not activate a timeout for AUX Responses, will not send DEFER and will not gate AUX Responses coming from DPRX. This mode is used when operating in LTTPR Non-transparent and LTTPR Transparent modes, see Section 10.4.4.3.1.

Table 10-1 summarizes the above modes of operations.

**Table 10-1 DisplayPort Modes Of Operation Over DisplayPort Tunneling**

<u>Mode</u>	<u>Link Training</u>	<u>AUX Transaction Initiation</u>	<u>AUX DEFER Usage</u>
<u>Non-LTTPR</u>	<u>Autonomous, Concurrent</u>	<u>DPTX and DP OUT Adapter</u>	<u>Allowed</u>
<u>LTTPR Transparent</u>	<u>Autonomous, Concurrent</u>	<u>DPTX and DP OUT Adapter</u>	<u>Disallowed</u>
<u>LTTPR Non-transparent</u>	<u>DPTX Managed, Sequential</u>	<u>DPTX Only</u>	<u>Disallowed</u>

After reset, a DP Adapter shall operate in Non-LTTPR mode. A DP Adapter shall transition among the three modes between Non-LTTPR mode and LTTPR mode as described in Section 10.4.6.1. A DP Adapter shall transition to Non-LTTPR mode upon exit from the Paired state.

Unless otherwise stated, the requirements in this chapter apply to DP Adapters in all three both LTTPR and Non-LTTPR modes.

## **10.3.1.1 LTTPR Non-transparent**

A DP IN Adapter shall implement LTTPR Non-transparent UFP. A DP OUT Adapter shall implement LTTPR Non-transparent DFP. LTTPR Non-transparent UFP and LTTPR Non-transparent DFP are defined in the DisplayPort 1.4a Specification.

## **10.3.1.2 Non-LTTPR**

A DP IN Adapter shall implement Non-LTTPR UFP. A DP OUT Adapter shall implement Non-LTTPR DFP. In Non-LTTPR mode, unlike LTTPR Non-transparent mode, the DPTX is unaware of the existence of additional DP Links. From the DPTX point of view, each operation appears to be carried out as if the DPRX ~~is were~~ directly attached to the DPTX. Non-LTTPR behavior is defined for AUX Handling in Section 10.4.4.2, Link Training in Section 10.4.10.2, and Connection Manager Discovery in Section 10.3.4.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## 10.3.1.3 LTTTPR Transparent

Operating in LTTTPR Transparent mode (i.e. handling AUX transactions and performing Link Training) is the same as operating in Non-LTTTPR mode with the following exceptions:

- The timeouts and timers are different
- The DP IN Adapter does not send AUX DEFER as is the case with LTTTPR Non-transparent mode and does not gate AUX Transactions (see Section 10.4.4.2.2) except during autonomous, concurrent Link Training operation

## (c). SET CONFIG Section 10.3.4.2.3 and Table 1-5

### 10.3.4.2.3 SET\_CONFIG Packet

- **Training Pattern Support (TPS) [15:14]:** This field shall specify the supported TPS which can be used in EQ Phase in Non-LTTTPR and LTTTPR Transparent link training.

Table 10-5. SET\_CONFIG Message

MSG Type	Type Value	Direction	MSG Data	Reference
SET_LINK	0x01	Both	[0] – <u>DP Link Training</u> Mode 0b: <u>Autonomous, concurrent</u> <u>(applicable to Non-LTTTPR and LTTTPR</u> <u>Transparent)</u> 1b: <u>DPTX-managed, sequential</u> <u>(applicable to LTTTPR Non-transparent)</u> [7:1] – Reserved	Section 10.4.10 Section 10.4.12
<del>SET_LTTTPR_AWARE</del> <u>MODE</u>	0x17	IN to OUT	[0] – <del>LTTTPR_AWARE</del> Mode 0: <del>DPTX is LTTTPR-unaware</del> <u>LTTTPR</u> <u>Transparent</u> 1: <del>DPTX is LTTTPR-aware</del> <u>LTTTPR Non-</u> <u>Transparent</u> [7:1] – Reserved	Section <del>10.4.4.2</del> <u>10.4.6.1</u>
SET_TRAINING	0x18	IN to OUT	[7:0] – Training Stage (TS) 0h: Training Done with DPRX 1h: TPS1 2h: TPS2 3h: TPS3 7h: TPS4 FFh: Training Done With LTTTPR <u>Non-</u> <u>transparent</u> UFP All other values are Reserved	Section 10.4.10.1

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (d). Section 10.4.4.1 - LTTPR Mode

### 10.4.4.1 LTTPR Non-transparent Mode

This section defines the AUX Request and Response handling by DP Adapters operating in LTTPR Non-transparent mode.

## (e). Section 10.4.4.2 - Non-LTTPR Mode

### 10.4.4.2.1 AUX Timeout Timers

~~By default the The AUX Response Timeout timer in a DP IN Adapter shall be set to 300us.~~

~~When a DP IN Adapter receives the first AUX Request to the LT-tunable PHY Repeater DPCD Capability and ID Field and if the DP\_COMMON\_CAP.LTTPR Not Supported is set to 0b, a DP IN Adapter shall:~~


~~Set the AUX Response Timeout timer to 3.2ms.~~

- ~~• Send a SET\_CONFIG Packet of type SET\_LTTPR\_AWARE with LTTPR\_AWARE bit set to 1b.~~

~~By default the The AUX Reply Timeout timer in a DP OUT Adapter shall be set to 400us.~~

~~A DP OUT Adapter that receives a SET\_CONFIG Packet of type SET\_LTTPR\_AWARE with the LTTPR\_AWARE bit set to 1b shall set the AUX Reply Timeout timer to 3.2ms.~~

~~Figure 10-14. Example DP Source Discovery Sequence~~



# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## 10.4.4.2.2 DP IN Adapter Requirements

...

A DP IN Adapter shall not send to a DP OUT Adapter an AUX Request while an AUX Reply to preceding another AUX Request is outstanding.

## 10.4.4.2.3 DP OUT Adapter Requirements

~~In a Non-LTTPR system, a~~ DP OUT Adapter handles two types of AUX Transactions:

- DPTX initiated.
- DP OUT Adapter initiated.

A DPTX initiated AUX Request has higher priority than a DP OUT Adapter initiated AUX Transaction.

...

## 10.4.4.2.3.2 DP OUT Adapter Initiated AUX Transactions

A DP OUT Adapter ~~in Non-LTTPR mode~~ initiates AUX Transactions for:

- Autonomous, concurrent Link Training.
- Down-Spread Control access, see Section 10.4.7.

## 10.4.4.3 LTTPR Transparent Mode

This section defines how a DP Adapter, operating in LTTPR Transparent mode handles AUX Requests and Responses. A DP IN Adapter shall implement AUX Slave (AUX CH Replier). A DP OUT Adapter shall implement AUX Master (AUX CH Requester).

### 10.4.4.3.1 AUX Timeout Timers

The AUX Response Timeout timer in a DP IN Adapter shall not be activated

The AUX Reply Timeout timer in a DP OUT Adapter shall be set to 3.2ms.

### 10.4.4.3.2 DP IN Adapter Requirements

A DP IN Adapter that receives an AUX Request shall classify the AUX Transaction as one of the three following types:

1. Internal AUX Transaction – AUX Request which targets only DPCD addresses that are defined as internal in Table 10-8.
2. External AUX Transaction – AUX Request which targets only DPCD addresses that are not defined as internal in Table 10-8.
3. Combined AUX Transaction – AUX Request which targets both Internal and External DPCD addresses. The AUX Response is initially generated by the DPRX and altered by the DP IN Adapter.

Note: A DP IN Adapter may assume that an AUX Write Request is not classified as a Combined Aux Transaction.

For External and Combined AUX Transactions, a DP IN Adapter shall send the AUX Request downstream to the DP OUT Adapter.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

A DP IN Adapter shall:

- Not generate AUX DEFER
- Not gate any External or Combined AUX Request sent by the DPTX
- Not gate any AUX Response sent by the DPRX.

*Note: DPTX enabling LTTPR Transparent mode shall support AUX Reply Timeout of 3.2ms as described in the DisplayPort 1.4a Specification. Once DPTX enables LTTPR Transparent mode, it is the responsibility of DPTX to manage the AUX Requests and AUX Responses, not DP In Adapter.*

## **10.4.4.3.3 DP OUT Adapter Requirements**

A DP OUT Adapter handles two types of AUX Transactions:

- DPTX initiated.
- DP OUT Adapter initiated.

A DPTX initiated AUX Request has higher priority than a DP OUT Adapter initiated AUX Transaction.

A DP OUT Adapter that receives a DPTX initiated AUX Request while handling a DP OUT Adapter Initiated AUX Transaction, shall send the DPTX initiated AUX Request as soon as it is in Talk Mode.

### **10.4.4.3.3.1 DP TX Initiated AUX Transactions**

A DP OUT Adapter that receives an AUX Request from a DP IN Adapter shall initiate the AUX Request as soon as it is in Talk Mode.

A DP OUT Adapter that receives an AUX Response shall send the AUX Response over the AUX Path to the DP IN Adapter.

If the AUX Reply Timer expires before an AUX Response is received, a DP OUT Adapter shall send a SET CONFIG of type SET AUX INIT and shall not retry the AUX Request.

### **10.4.4.3.3.2 DP OUT Adapter Initiated AUX Transactions**

A DP OUT Adapter initiates AUX Transactions for:

- Autonomous, concurrent Link Training.
- Down-Spread Control access, see Section 10.4.7.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

(f). Table 10 11. Aggregated DisplayPort Capabilities

DPCD Register (Address)	DPCD Field Name	DisplayPort Capability
DPCD_REV (0000h / 02200h <del>/ F0000h</del> )	Major Revision Number	max{12h, min [Downstream response, DP_COMMON_CAP.Maximal DPCD Rev.]}
MAX_LINK_RATE (00001h / 02201h <del>/ F0001h</del> )	MAX_LINK_RATE	Minimum of downstream response and DP_COMMON_CAP.Maximal Link Rate.
MAX_LANE_COUNT (00002h / 02202h / F0004h)	MAX_LANE_COUNT	Minimum of downstream response and DP_COMMON_CAP.Maximal Lane Count. If MFDP Mode is set, then Maximum is 2.
	POST_LT_ADJ_REQ_SUPPORTED	<del>If in Non-LTTPR mode, set to zero.</del> If in LTTPR <u>Non-transparent</u> mode, this field is unchanged. <u>Else set to zero.</u>
TRAINING_AUX_RD_INTERVAL (0000Eh / 0220Eh)	TRAINING_AUX_RD_INTERVAL	<u>If in LTTPR Non-transparent mode, this field is unchanged.</u> <del>Else If in Non-LTTPR mode</del> , the downstream response is either unchanged or the DP IN Adapter may increase the value. Note that per DP v1.4a, the maximum value for this field is 4h. <del>If in LTTPR mode, this field is unchanged.</del>




# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (g). Figure 10-17 Example DP Source Discovery Sequence

*Editorial Note for the figure:* Change the LTTPR\_AWARE = 1 to LTTPR\_Mode = 0

Figure 10-17. Example DP Source Discovery Sequence



# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (h). Section 10.4.6.1 LTTTPR Recognition and Modes Change

### 10.4.6.1 LTTTPR Recognition and Modes Change

A DPTX performs an AUX read from the *LT-tunable PHY Repeater DPCD Capability and ID* Field to discover the presence, count and capabilities of any downstream LTTTPR. A DP IN Adapter shall modify the resulting AUX read response as defined in Section 10.4.4.4.

This action of AUX read from LT-tunable PHY Repeater DPCD registers by DPTX prompts DP Adapter to transition from Non-LTTTPR mode to LTTTPR mode. Upon transition to LTTTPR mode, DP Adapter is in LTTTPR Transparent mode by default. DPTX may prompt the transition to LTTTPR Non-transparent mode and back to LTTTPR Transparent mode by setting PHY REPEATER MODE register at DPCD F0003h, 55h for LTTTPR Transparent mode and AAh for LTTTPR Non-transparent mode. After discovering a downstream LTTTPR, the DPTX can set the LTTTPR chain to Non-Transparent or Transparent mode. This transitions a DP IN Adapter between LTTTPR and Non-LTTTPR modes as follows:

If a DP IN Adapter is in Non-LTTTPR mode and a DPTX sets the PHY\_REPEATER\_MODE to Non-Transparent mode (AAh), a DP IN Adapter shall transition to LTTTPR mode. The DP IN Adapter shall complete the AUX Transaction which sets the PHY\_REPEATER\_MODE to Non-Transparent mode as a Non-LTTTPR mode AUX transaction.

If a DP IN Adapter is in LTTTPR mode and a DPTX sets the PHY\_REPEATER\_MODE to Transparent mode (55h), a DP IN Adapter shall transition to Non-LTTTPR mode. The DP IN Adapter shall complete the AUX Transaction which sets the PHY\_REPEATER\_MODE to Transparent mode as an LTTTPR mode AUX transaction.

If DP\_COMMON\_CAP.LTTTPR Not Supported is set to 1b, a DP Adapter shall operate only in Non-LTTTPR mode. Otherwise it transitions between the three operation modes according to Table 10-13.

**Table 10-13 DP Adapter Operation Mode Transitions**

<u>Mode</u>	<u>DP IN Adapter</u>	<u>DP OUT Adapter</u>
<u>Non-LTTTPR</u>	<u>Adapter has exited the Paired State</u>	<u>Adapter has exited <del>the</del> the Paired State or Adapter received a SET CONFIG Packet of type SET_AUX_INIT</u>
<u>LTTTPR Transparent</u>	<u>Adapter receives first DPTX access to the <i>LT-tunable PHY Repeater DPCD Capability and ID</i> Field or DPTX changes the PHY_REPEATER_MODE to Transparent mode (55h)</u>	<u>Adapter received a SET CONFIG Packet of type SET_LTTTPR_MODE with <i>LTTTPR Mode</i> set to 0b</u>
<u>LTTTPR Non-Transparent</u>	<u>DPTX changes the PHY_REPEATER_MODE to Non-Transparent mode (AAh)</u>	<u>Adapter received a SET CONFIG Packet of type SET_LTTTPR_MODE with <i>LTTTPR Mode</i> set to 1b</u>

A DP IN Adapter shall do the following before transitioning to LTTTPR Transparent mode:-

- Complete the AUX Transaction according to the current operation mode
- Send a SET CONFIG Packet of type SET\_LTTTPR\_MODE with *LTTTPR Mode* set to 0b

A DP IN Adapter shall do the following before transitioning to LTTTPR Non-transparent mode it shall:

- Complete the AUX Transaction according to the current operation mode
- Send a SET CONFIG Packet of type SET\_LTTTPR\_MODE with *LTTTPR Mode* set to 1b

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (i). Section 10.4.7 Down-Spread Control

When DPCD address 00107h is written by a DPTX, a DP IN Adapter, operating in Non-LTTPR or LTTPR Transparent modes, shall respond with AUX ACK and shall send a SET\_CONFIG Packet of type SET\_DOWNSPREAD. The *MSG Data* field in the SET\_CONFIG Packet shall be equal to the value written by the DPTX.

## (j). Section 10.4.10.1 LTTPR

### 10.4.10.1 LTTPR Non-transparent

The DP IN and DP OUT Adapters shall follow the LTTPR Non-transparent link training as defined in the DisplayPort 1.4a Specification while noting the following points:

- DP IN as UFP and DFP – As described in Section 10.4.4, the DP IN Adapter serves as UFP and DFP for AUX handling, therefore it updates the DP OUT Adapter with the different stages of the LTTPR Non-transparent link training through SET\_CONFIG Packets.
- Training Patterns – Training Patterns are not carried over the USB4 Fabric.

### 10.4.10.1.1 DP IN Adapter Requirements

...

- A DP IN Adapter shall send a SET\_CONFIG Packet of type SET\_LINK after DPTX writes TPS1 to the DP IN Adapter TRAINING\_PATTERN\_SET\_PHY\_REPEATERx DPCD register. The SET\_CONFIG packet shall have the following values:
  - LC = LANE\_COUNT\_SET value written by DPTX.
  - LR = LINK\_BW\_SET value written by the DPTX.
  - MSG Data = 1b, representing DP Link Training Mode = LTTPR Non-transparent.

## (k). Section 10.4.10.1.2 DP OUT Adapter Requirements

- ~~A DP OUT Adapter that receives a SET\_CONFIG Packet of Type SET\_LINK with DP Link Training Mode bit set to 1b shall:~~
- ~~Transition to LTTPR mode.~~
  - ~~S~~start its internal Symbol clock PLL according to the *Link Rate* field, and start the Lifetime Counter as defined in Section 10.6.1.2.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (l). Section 10.4.10.1.3 DP Link Training Example

The DP Link Training process in this section describes a system which, from the DisplayPort point of view, consists of DPTX, DPRX and one LTPR in LTPR Non-transparent mode. The DPRX's maximum supported link rate is HBR2, and it does not support TPS4. The DPTX establishes a DP Link of 2 lanes at HBR2 link rate.

### 10.4.10.1.3.1 LTPR – CR\_DONE Phase

...

#### 3. DP OUT Adapter Initiation

- A DP IN Adapter sends SET\_CONFIG Packet of type SET\_LINK, carrying the DP Link training parameters and DP Link Training Mode = 1b.

## (m). Section 10.4.10.2 Non-LTPR

### 10.4.10.2 Non-LTPR and LTPR Transparent

#### 10.4.10.2.1 DP IN Adapter Requirements

- MSG Data = 0b, representing DP Link Training Mode = Non-LTPR and LTPR Transparent modes.